Architecture¶

This page describes the high-level hardware architecture of the u-RISC-V processor and the project’s directory layout.

Overview¶

The u-RISC-V core follows a super-scalar out-of-order architecture.

Top-Level Block Diagram¶

Top-Level Block Diagram of the u-RISC-V core.

WIP.

CPU Pipeline¶